A 2-V, 2-GHz Low-Power Direct Digital Frequency Synthesizer Chip-Set for Wireless Communication

نویسندگان

  • Akihiro Yamagishi
  • Masayuki Ishikawa
  • Tsuneo Tsukahara
چکیده

A 2-GHz direct digital frequency synthesizer (DDFS) chip-set is presented which operates at a very low supply voltage of 2 V. The chip-set consists of a CMOS DDFS-large scale integrator (LSI) which synthesizes a sine wave at 55 Msps with an internal 10-b digital-to-analog converter (DAC) and Si-bipolar image-reject up-converters. To achieve both high purity and low power dissipation, we developed a distortion-free up-conversion architecture and an efficient ROM output bit-width reduction technique. Operation of 2-V for the entire chip-set becomes possible because of the use of both multithreshold-voltage CMOS in the D/A converters and current-folded double-balanced mixers in the microwave up-converters. The synthesizer achieves a wide spurious-free dynamic range of 50 dB and a low power dissipation of less than 160 mW at 2 GHz.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

1.9 GHz-band low voltage and low power consumption RF IC chip-set for personal communications

New RF circuit techniques have overcome the distortion problems for low supply voltages. The RF IC chip-set for the 1.9 GHz Japanese Personal Handy Phone (PHP) system includes a low noise amplifier (GaAs MMIC), a mixer (GaAs MMIC), a linear power amplifier (GaAs MMIC), a T/R switch (GaAs MMIC), a 1.9 GHz direct-conversion quadrature modulator (Si LSI), and a frequency synthesizer (Si LSI). Thes...

متن کامل

A 9-bit Quadrature Direct Digital Synthesizer Implemented in 0.18- m SiGe BiCMOS Technology

This paper describes a 9-bit 6.2-GHz low power quadrature direct digital synthesizer (DDS) implemented in a 0.18m SiGe BiCMOS technology. With a 9-bit pipeline accumulator and two 8-bit sine-weighted current steering DACs, this DDS is capable of generating quadrature sinusoidal waveforms up to 3.15 GHz with a maximum clock frequency of 6.2 GHz. Packed with more than 13 500 transistors, the quad...

متن کامل

Integrated D-band transmitter and receiver for wireless data communication in 65 nm CMOS

A 140 GHz transmitter (Tx) and receiver (Rx) chip set has been developed in 65 nm CMOS by using on– off keying non-coherent modulation to support high speed proximity data communication. To the author’s best knowledge, it enables the first integrated multi-Gbps data link in D-band by saving power hungry frequency synthesizer, high speed data convertors and complicated digital signal processor. ...

متن کامل

Design of a novel low-power 4th-order 1.7 GHz CMOS frequency synthesizer for DCS-1800

A low-power fully-integrated type-2 4'h-order 1.7GHz CMOS frequency synthesizer for DCS1800 application is designed and simulated in a 0.25pm process technology. The frequency switching is achieved using a novel architecture exploiting a direct digital synthesis (DDS) device as the frequency reference. The new topology significantly lowers the undesired sideband power due to divider ratio switc...

متن کامل

Area and Power Optimization of Flexible Multiband Divider

The demand for lower cost, lower power, and multiband RF circuits increased in conjunction with need of higher level of integration. In this project a low-power singlephase clock multiband flexible divider for Bluetooth, Zigbee, and Network standard’s 802.15.4 and 802.11 a/b/g Wireless LAN frequency synthesizers is proposed based on pulse-swallow topology and is implemented. The frequency synth...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1998